ヘルプ
ヘルプ

検索結果 6 件

一般化並列カウンタを用いたマルチオペランド加算器合成問題のILPによる定式化 (VLSI設計技術)

一般化並列カウンタを用いたマルチオペランド加算器合成問題のILPによる定式化 (VLSI設計技術)
紙記事
松永 多苗子, 木村 晋二, 松永 裕介<Z16-940>電子情報通信学会技術研究報告 = IEICE technical report : 信学技報111(40) 2011.5.18・19p.39～44
国立国会図書館全国の図書館
  • 並列タイトル等（連結）ILP-based multi-operand adder synthesis on FPGAs using Generalized Parallel Counters
  • 並列タイトル等ILP-based multi-operand adder synthesis on FPGAs using Generalized Parallel Counters

Multi-operand adder synthesis on FPGAs using generalized parallel counters

Multi-operand adder synthesis on FPGAs using generalized parallel counters
記事
2010Proc. Asia and South Pacific Design Automation Conference, Jan. 2010p.337-342
全国の図書館

Multi-operand adder synthesis on FPGAs using generalized parallel counters

Multi-operand adder synthesis on FPGAs using generalized parallel counters
デジタル記事
2010-012010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)
全国の図書館
  • 参照Multi-Operand Adder Synthesis Targeting FPGAs

Multi-operand adder synthesis on fpgas using generalized parallel counters

Multi-operand adder synthesis on fpgas using generalized parallel counters
記事
2010Proc. Asia and South Pacific Design Automation Conference, January2010p.337-342
全国の図書館

Multi-Operand Adder Synthesis on FPGAs using Generalized Parallel Counters

Multi-Operand Adder Synthesis on FPGAs using Generalized Parallel Counters
デジタル記事
2009-08-01International Workshop on Logic & Synthesis18
インターネットで読める全国の図書館
  • 要約等Multi-operand adders, which are also found in parallel multipliers, usually consist of the compression trees which re......carrypropagate adder for the two op......IC implementation. The former pa......ually realized using full adders or (3;2) counters like Wallace-t......n ASIC, though adder trees or dedic......alize compression trees on FPGAs is proposed. I...... any larger or generalized parallel counters with up to m i...... realized with one LUT per an ou......roach utilizes generalized parallel counters with up to m i......s the compression trees to imple......gh-performance multi-operand adders by setting some interm...

Multi-Operand Adder Synthesis on FPGAs using Generalized Parallel Counters

pdfを表すアイコン
デジタル記事
松永, 多苗子, 木村, 晋二, 松永, 裕介2009-08-01International Workshop on Logic & Synthesis18
インターネットで読める全国の図書館
  • 関連情報International Workshop on Logic & Synthesis || 18 http://www.slrc.kyushu-u.a...

検索結果は以上です。