検索結果 2 件

デジタル記事
井上, 弘士, Moshnyaga, Vasily G., 村上, 和彰IEEE Computer Society2002-09Proc. of 2002 International Conference on Computer Designp.187-192
インターネットで読める全国の図書館
  • 関連情報Proc. of 2002 International Conference on......omputer Design || || p187-192 http:.......csce.kyushu-u.ac.jp/SOC/index_j.html
  • 著者標目井上, 弘士 Moshnyaga, Vasily G. 村上, 和彰
デジタル記事
2002-09Proc. of 2002 International Conference on Computer Designp.187-192
インターネットで読める全国の図書館
  • 要約等This paper proposes a low-energy instruction-cache architecture, called history-based tag-comparison (HBTC) cache. The HBTC cache attempts to re-use tag-comparison results for avoiding unnecessary way activation in setassociative caches. The cache records tag-comparison results in an extended BTB, and re-uses them...... only the hit-way which includes the target instruction. In our simulation, it is observed that the HBTC cache can achieve 62% of energy reduction, with less than 1% performance degradation, compared with a conventional cache.
  • 標準番号(その他)https://hdl.handle.net/2324/5845
  • 著者標目井上, 弘士 Moshnyaga, Vasily G. 村上, 和彰

検索結果は以上です。